AMENDMENT UNDER 37 C.F.R. § 1.111

U.S. Appln. No.: 10/812,056

Attorney Docket No.: Q80548

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

(currently amended): A video processor comprising:

a bit rate converter for converting an M-bit input video signal to an N-bit output video signal by retaining grayscale levels of the M-bit input video signal, wherein N is smaller than M; and

a gamma correction memory in which a plurality of N-bit input grayscale levels are mapped to a plurality of K-bit output grayscale levels which are distributed on a non-linear curve complementary corresponding to a non-linear curve on which grayscale levels of a display device are distributed.

said gamma correction memory delivering one of the plurality of K-bit output grayscale levels to said display device when said N-bit output video signal of said bit rate converter corresponds to one of the plurality of N-bit input grayscale levels.

- (currently amended): The video processor of claim 1, wherein K is equal to Nsaid 2. output gray levels are represented by N bits.
- 3. (currently amended): The video processor of claim 1, wherein said K-bit output grayscale levels scale values are interpolated grayscale levels of the N-bit input grayscale levels.

AMENDMENT UNDER 37 C.F.R. § 1.111 Attorney Docket No.: Q80548

U.S. Appln. No.: 10/812,056

4. (currently amended): The video processor of claim 1, wherein K is equal to Msaid output gray scale values are represented by M bits.

- 5. (original): The video processor of claim 1, wherein said bit rate converter comprises means for truncating lower significant bits of the M-bit video signal, representing the truncated lower significant bits by a different number of binary-1's, and distributing the binary-1's over a varying number of subsequent frames depending on the truncated lower significant bits.
- 6. (currently amended): The video processor of claim 1, wherein said bit rate converter comprises:
- a first adder for summing adding a binary-1 to the least significant bit position of higher N bits of the M-bit input video signal;
- a first multiplexer for selecting an output of said first adder or said higher N bits in response to a first control signal;
 - a first frame memory for storing an output of said first multiplexer;
 - a second adder for summingadding a binary-1 to an output of the first frame memory;
- a second multiplexer for selecting an output of said second adder or an output of said first frame memory in response to a second control signal;
 - a second frame memory for storing an output of said second multiplexer;

Attorney Docket No.: Q80548

a third adder for summingadding a binary-1 to an output of the second frame memory; a third multiplexer for selecting an output of said third adder or an output of said second frame memory in response to a third control signal;

a third frame memory for storing an output of said third multiplexer; and control means for producing said first control signal only, said first and second control signals simultaneously, or said first, second and third control signals simultaneously, depending on the truncated lower significant bits.

- 7. (original): The video processor of claim 1, wherein said bit rate converter comprises means for truncating lower significant bits of the M-bit video signal so that N bits are left in the input video signal, and dithering the N bits according to the truncated lower significant bits.
- 8. (currently amended): The video processor of claim 1, wherein said bit rate converter comprises:

an adder for summingadding a binary-1 to higher N bits of the M-bit input video signal; a multiplexer for selecting an output of said adder or said higher N bits of the M-bit input video signal in response to a control signal; and

a comparator for producing said control signal by making a comparison between lower significant bits of said M-bit input video signal and a threshold value.

9. (new): A bit rate converter comprising:

AMENDMENT UNDER 37 C.F.R. § 1.111

Attorney Docket No.: Q80548

U.S. Appln. No.: 10/812,056

an input register for receiving an M-bit input video signal;

a first adder for adding a binary-1 to a least significant bit position of a higher N bits of the M-bit input video signal;

a first multiplexer for selecting an output of said first adder or said higher N bits in response to a first control signal;

a first frame memory for storing an output of said first multiplexer;

a second adder for adding a binary-1 to an output of the first frame memory;

a second multiplexer for selecting an output of said second adder or an output of said first frame memory in response to a second control signal;

a second frame memory for storing an output of said second multiplexer;

a third adder for adding a binary-1 to an output of the second frame memory;

a third multiplexer for selecting an output of said third adder or an output of said second frame memory in response to a third control signal;

a third frame memory for storing an output of said third multiplexer; and controller producing said first control signal only, said first and second control signals simultaneously, or said first, second and third control signals simultaneously, depending on truncated lower significant bits of the M-bit video signal.